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Abstract— We present a low-voltage low-power CMOS tunable 
transconductor exploiting body gain boosting to increase the 
small-signal output resistance. As a distinctive feature, the pro-
posed scheme allows the OTA transconductance to be tuned via 
the current biasing the gain-boosting circuit. The proposed tran-
sconductor has been designed in a 0.13-µm CMOS technology 
and powered from a 1.2-V supply. To show a possible application, 
a 0.5-MHz tunable third order Chebyshev low pass filter suitable 
for the Ultra Low Power Bluetooth Standard has been designed. 
The filter simulations show that all the requirements of the cho-
sen standard are met, with good performance in terms of lineari-
ty, noise and power consumption. 
 
Keywords-Transconductor; filter; body-driven; CMOS; Gm-
C filters; gain boosting. 
I. INTRODUCTION 
High-performance Transconductors (OTAs) offering, as 
main features, linear and tunable transconductance with wide 
frequency bandwidth and high output resistance, are key ele-
ments in the design of continuous-time integrated filters adopt-
ing the Gm-C (or OTA-C) approach. Moreover, the increasing 
number of portable electronic applications requires circuits 
with ultra low-power capabilities. While frequency operation 
and power consumption issues are addressed by adopting low-
threshold deep-submicron CMOS technologies, other perform-
ance parameters like linearity and output resistance result to be 
severely degraded by the same technologies [1]. More specifi-
cally, the maximum achievable small-signal output resistance 
of a nanometer MOS device is becoming unsatisfactorily low 
as it falls in the range of a few kilohms. Cascoding techniques 
are customarily adopted to face this problem, however standard 
cascoding approaches increase the supply voltage demand for a 
given output voltage swing to an extent that the advantage of 
using the advanced technology is almost lost.  
 
To achieve very low voltage operation, approaches that ex-
ploit the MOS body terminal have been investigated until re-
cently [2]-[9]. In this context, a gain boosted technique that ex-
ploits the body of the auxiliary gain-boosting transistor as input 
terminal was discussed in [10]. Compared to the standard low-
voltage cascode approach, the body-driven one reduces the 
minimum supply requirement by two thresholds in a rail-to-rail 
structure adopting two complementary n-channel and p-channel 
sections [10]. 
In this paper, we will exploit this body-driven gain-boosting 
approach to design a low-voltage OTA whose tunability is 
achieved by varying the current that biases the gain boosting 
auxiliary circuit. No similar technique has been presented in the 
literature to the knowledge of the authors. The OTA is then 
used in the implementation of a third-order low-pass channel 
filter for a receiver based on the Ultra Low Power (ULP) Blu-
etooth Standard [11]. The OTA and the whole filter are de-
signed in a 0.13-µm technology powered from a 1.2-V supply 
and simulated performances meet the stringent specifications of 
the chosen standard. 
 
II. BODY-DRIVEN GAIN-BOOSTED OTA 
The basic transconductor that will be used for reference in  
the design of the Bluetooth filter is depicted in Fig. 1a. It is a 
conventional pseudo differential cascode topology in which 
transistors M1 (left and right side) are kept in their triode re-
gion (through VC and M2). Transistors M2-M4 are in satura-
tion. Voltage VCTRL is generated by the common-mode feed-
back circuit (described later) and sets the branch current 
through bias current generators M4. Unfortunately, this simple 
OTA provides an unacceptable low output resistance since it is 
dominated by gm2rd2rd1, where rd1 is that of a triode-biased 
MOS. This low output resistance, coupled with the filter inte-
grating capacitor, will severely impair the ultimate filter fre-
quency performance. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 1. Basic pseudo-differential cascode OTA: (a) simple and (b) gain-
boosted. 
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The gain-boosting technique [12] allows increasing the re-
sistance seen at the drain of the cascode transistors. If A is the 
gain of the (inverting) auxiliary amplifier in Fig. 1b, then the 
output resistance of each terminal is given by 
 
433122 // ddmddmout rrgrrAgr =   (1) 
 
Hence, the gain A allows compensating for the low value of 
rd1. Besides, linearity is improved since the drain of the triode-
biased transistor is kept to a nearly constant voltage irrespec-
tively of the flowing current. At this purpose, the higher is the 
gain A, the higher is the linearity obtained. Of course, the 
bandwidth of the auxiliary amplifier must be higher than that of 
the main OTA for effective operation. 
 
The auxiliary amplifier cannot be implemented with a con-
ventional gate-driven transistor as it will unacceptably reduce 
the maximum signal swing. The body driven amplifier stage 
depicted in Fig. 2b can be profitably used to implement the 
auxiliary amplifiers in Fig. 1.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2. Body-driven amplifier stage (a) symbol (b) simple and (c) cascoded.  
 
The gain of this stage is given by the source-bulk transcon-
ductance, gmb, times the output resistance. Since the gmb is low-
er than the gate transconductance, we can increase the dc gain 
by cascoding the body-driven transistor (and of course also the 
bias current generator, IPROG). This option is illustrated in Fig. 
2c. Both configurations need a bias voltages VBIAS (VC is not 
critical) that is obtained through a suitable auxiliary circuit.  
The complete scheme for the proposed pseudo-differential 
OTA is shown in Fig. 3. This figure includes the common-mode 
feedforward (CMFF) circuit required to set the common-mode 
current and a common-mode feedback circuit (CMFB) to fix the 
common-mode output voltage [13]-[14]. The CMFB circuit is 
composed of a branch similar to the CMFF circuit. The novel 
scheme proposed for the implementation of CMFF and CMFB 
performs a comparison of current to provide the control voltage 
VCTRL. As node VCTRL is a high impedance node, two Miller 
compensation capacitances are needed between node VCTRL and 
the transconductor outputs (Vo+ and Vo-) in order to guarantee 
the OTA stability. Moreover, the active load formed by transis-
tors M3 and M4 is a voltage-controlled current source that ensures 
high output impedance.  
Linear voltage to current conversion is achieved by apply-
ing the input voltage to the gate of the triode-operated transistor 
M1 whereas remaining transistors are in saturation. Input tran-
sistors are kept in triode region by means of a regulated-
cascode topology whose feedback loop is made by the body-
driven amplifier stage.  
The programmability of the OTA is performed by the drain 
to source voltage VDS1. Voltage VDS1 can be set by two parame-
ters of the gain boosting amplifier: the current generator IPROG 
and the biasing voltage VBIAS. In this design we have selected 
the first option as voltage VBIAS should be kept controlled in or-
der to avoid forward biasing of the bulk junction. VBIAS can be 
obtained through replica-bias circuitry. 
An approximate expression for the large-signal drain current 
of the input transistors operating in strong inversion and the oh-
mic region is given by: 
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where β1=µnCox(W/L)M1 is the transconductance factor of transis-
tor M1, and VGS1 is the input voltage Vi formed by the applied ac 
signal vin superimposed to a common-mode voltage Vi,CM. The 
linear dependence of the transconductance on the control vol-
tage is expressed as: 
 11 DSidoutm VVIG ⋅== β                      (3) 
 
This ideal assumption is degraded in modern small geome-
try technologies. Large-channel input transistors have been used 
to reduce this effect.  
III. CHANNEL FILTER OF THE ULP BLUETOOTH RECEIVER  
The filter specifications for the channel filter of the receiv-
er fulfilling the ULP Bluetooth Standard are summarized in 
the Table I. 
 
TABLE I. FILTER SPECIFICATIONS FOR ULP BLUETOOTH  
 
Specification Value 
Maximum peak to peak in-
put voltage 
140 mVpp 
Maximum peak to peak out-
put voltage 
446 mVpp 
Nominal current  
      (under 1.2V supply) 
250 µA 
Inband gain 10 dB 
Cut-off frequency 500 kHz 
Attenuation at 1 MHz        
(0 dB reference) 
> 15 dB 
Attenuation at 3 MHz        
(0 dB reference) 
> 45 dB 
Noise figure < 40 dB 
THD (in the bandpass and 
Vin= 140mVpp) 
< −40 dB 
 
In order to satisfy the attenuation constraints, a third order 
Chebyshev filter was found to be enough. The block diagram of 
the filter is shown in Fig. 4. 
 
 
 
 
 
 
 
 
Figure 4. Third order Chebyshev low pass filter block diagram. 
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Figure 3. Complete scheme of the OTA. 
 
 
The transfer function of this filter is reported in (4): 
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IV. DESIGN AND SIMULATIONS 
The OTA shown in Fig.1b, with the auxiliary amplifier in 
Fig. 2c and the bias and common-mode circuits (in Fig. 3) was 
designed in a 0.13-µm CMOS technology supplied with 1.2 V. 
Transistor dimensions are summarized in Table II. The com-
pensation capacitances values are 300 fF.  
 
TABLE II. OTA DESIGN SETTINGS AND TRANSISTOR DIMENSIONS 
 
Transistor 
W/L 
(µm/µm) 
M1 0.8µ/2.4µ 
M2 0.4µ/0.4µ 
M3 9µ/0.4µ 
M4 24µ/1.6µ 
M5 8µ/2.4µ 
M6 2µ/0.26µ 
M1_CM 0.2µ/2.4µ 
M2_CM 0.2µ/0.4µ 
M3_CM 4.5µ/0.4µ 
M4_CM 12µ/1.6µ 
 
The linear performance of the OTA is given by the input vol-
tage range for which the transconductance is constant. Fig. 5 illu-
strates the simulated dc transfer characteristic of the differential 
output current (Iod) versus the differential input voltage (Vid) for 
the tuning interval from IPROG = 18.5 µA to 20.5 µA. For this tun-
ing interval, the transconductance (dIod/dVid) ranges from 
24 µA/V to 34 µA/V. Note the good linearity obtained in the tun-
ing range for an input voltage range from -300 mV to +300 mV. 
 
The main OTA performance parameters are summarized in 
Table III, first column (OTA1). The other two columns report 
for comparison the performance of the gain-boosted OTA using 
the auxiliary amplifier circuit in Fig. 2b (OTA2) and of the 
simple non gain-boosted OTA in Fig. 1a (OTA3). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 5. Programmability range for the proposed OTA. Differential output 
current versus differential input voltage. 
 
TABLE III. MAIN OTA PERFORMANCE 
 
Parameter OTA1 OTA2 OTA3 
Gm (µA/V) 27.4 26.9 22.2 
Rout (MΩ) 54.4 15.2 1.84 
THD @ 446mVpp, 
100kHz 
–52.7 –52.2 –44.5 
NF @500kHz (dB)  42 42 39.8 
Current consump-
tion (µA) 
101 103.5 24.7 
 
It is apparent that the first OTA is superior in terms of out-
put resistance and linearity obtained with a limited increase in 
current consumption. Hence, this OTA was used in the design 
of the filter. Table IV summarizes the transconductance and ca-
pacitor values adopted for the filter design. 
 
TABLE IV. FILTER TRANSCONDUCTANCES AND CAPACITORS 
 
Parameters Values 
GM1 87 µA/V 
GM2 29 µA/V 
GM3 29 µA/V 
GM4 29 µA/V 
GM5 29 µA/V 
GM6 29 µA/V 
C1 7.37 pF 
C2 2.53 pF 
C3 7.37 pF 
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Fig. 6 illustrates the simulated frequency response at the 
nominal frequency of 0.5 MHz. The cut-off frequency can be 
tuned from 436 kHz to 594 kHz. A detail around the cut-off 
frequency has been also included. Fig. 7 shows the simulated 
output spectrum for a 100-kHz input signal of 140 mV peak-to-
peak amplitude. We obtain −49 dB of THD for the nominal tran-
sconductance at IPROG = 19.1 µA. 
 
The main filter performance is summarized in Table V. 
ULP Bluetooth specifications are met. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 6. Filter frequency response magnitude for an IPROG= 19.1 µA 
 
Fig. 7. Total harmonic distortion of the filter for a 70mVp input signal 
with a tone located at 100 kHz.  
 
 
TABLE V. MAIN FILTER PERFORMANCE 
 
Parameter Value 
Gain 9.52 – 9.5 dB 
Cut-off frequency 436 – 594.3 kHz 
Tunability current  18.3 – 20.5 µA 
Noise figure 42 – 37 dB 
Vin 140 mVpp 
Maximum output voltage 414.8 – 418 mVpp 
THD@100kHz for Vo 51.3 – 46.8 dB 
 
 
 
 
V. CONCLUSIONS 
We presented a gain boosting scheme based on bulk-driven 
transistors. This technique was exploited to design a linear 
pseudo-differential transconductor. The solution allows inhe-
rently to control the common-mode output voltage and provide 
tuning through the bias current of the boosting circuit. The 
properties of the transconductor make it very attractive for li-
near applications, especially at low supply voltages. In order to 
validate and find an application for the proposed 1.2-V 0.13-
µm CMOS transconductor, a Gm-C filter for ULP Bluetooth 
applications has been implemented. Simulations results show 
that the filter meets the stringent standard specifications. 
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